THE INSTITUTION
OF ELECTRICAL
ENGINEERS
IEE

IEE PROCEEDINGS

Circuits, Devices and Systems

Vol. 143, 1996

Published by
The IEE, Savoy Place, London WC2R 0BL, United Kingdom
Publishing Department: Michael Faraday House, Six Hills Way, Stevenage, Herts. SG1 2AY, United Kingdom

IEE Proceedings

Circuits, Devices and Systems

The Institution of Electrical Engineers, Savoy Place, London WC2R 0BL, United Kingdom
Publishing Department: Michael Faraday House, Six Hills Way, Stevenage, Herts. SG1 2AY, United Kingdom

Volume 143 1996 UK ISSN 1350–2409

HONORARY EDITORS

Dr. P. Groeneveld (*Delft University of Technology*)
Prof. P.H. Saul (*Visiting Professor, Universities of Bradford and Essex*)

Pages in issues of *IEE Proc.-Circuits Devices Syst.*, 1996

Pages	Issue No.	Date
1–72	1	February
73–128	2	April
129–176	3	June
177–240	4	August
241–312	5	October
313–408	6	December

This publication is copyright under the Berne Convention and the Universal Copyright Convention. All rights reserved. Apart from any copying under the UK Copyright, Designs and Patents Act 1988, Part 1, Section 38, whereby a single copy of this article may be supplied, under certain conditions, for the purposes of research or private study, by a library of a class prescribed by The Copyright (Librarians and Archivists) (Copying of Copyright Material) Regulations 1989: SI 1989/1212, no part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means without the prior permission of the copyright owners. Permission is, however, not required to copy abstracts of individual contributions on condition that a full reference to the source is shown.

Authorisation to photocopy items for internal or personal use, or for the internal or personal use of specific clients, is granted by the Institution of Electrical Engineers for libraries and other users registered with the Copyright Clearance Center Transactional Reporting Service, provided that the base fee of $10.00 per copy is paid directly to the Copyright Clearance Center, Inc., 21 Congress Street, Salem, MA 01970, USA (1350–2387/96 $10.00). This consent does not extend to other kinds of copying, such as copying for general distribution, for advertising or promotional purposes, for creating new collective works, or for resale.

Multiple copying of the content of this publication without permission is always illegal.

The telephone number of the IEE London office is 0171 240 1871; telex: 261176 IEELDN G; facsimile: 0171 240 7735.

The IEE is not as a body responsible for the opinions expressed by individual authors.
The IEE is a member of the Association of Learned & Professional Society Publishers.

© 1996: The Institution of Electrical Engineers

Secretary of the IEE: J.C. Williams, PhD, FEng, FIEE
Managing Editor: Gill Wheeler

Printed by: Black Bear Press Limited, Cambridge, United Kingdom

Index

IEE Proceedings

Vol. 143, 1996

Author Index

A

Aggoun, A. p14
Aguilar, H.J. p61
Al-Daas, M. p129
Anderson, M. p267
Andrieux, L. p352
Arandjelovic, V. p171
Arceo, J. p282
Ashur, A.S. p14
Avitabile, G. p337

B

Bailbe, J.P. p352
Baker, K. p358
Baker, W.I. p177
Banqueri, J. p202
Bashagha, A.E. p319
Beerel, P.A. p282
Belcher, R.A. p143
Bell, I.M. p399
Bensouiah, D.A. p213
Bhattacharya, M. p289
Board, K. p28
Bracho, S. p374
Brennan, P.V. p249
Brown, A.D. p21
Bruls, E. p380

C

Carceller, J.E. p202
Carlson, B.S. p177
Cazarre, A. p352
Chan, C.F. p103
Chan, H.L.E. p289
Chang, C.-C. p174
Chang, Y.-H. p53
Chantre, A. p33
Chen, J.-J. p91
Chen, L. p123
Chen, W.-K. p225
Cherry, E.M. p195
Chiu, W. p91
Choy, O. p103
Cidronali, A. p337
Ciota, Z. p274
Crouch, M. p307

D

Dal Fabbro, A. p33
Deliyannides, G. p123
Ding, K. p343
Dorey, A.P. p358

E

El-Masry, E. p218

F

Fidler, J.K. p107, p186
Fuchs, A. p233
Fujimoto, J.S. p73
Fusco, V.F. p167

G

Gamiz, F. p202
Garcia Sanchez, F.J. p68
Gibbins, R.G. p73
Gibson, G.F.R. p73
Grimaila, M.R. p295
Gunes, F. p1
Gurgen, F. p1

H

Hall, T.J. p307
Hamida, N.B. p386
Hanyu, T. p331
Hassan, E.E. p139
Hawksford, M.O. p46
Hawksford, M.O.J. p241
Hsieh, W.-H. p207
Humphrey, D.E.J. p167
Hwang, G.-H. p157

I

Ibrahim, M.K. p14, p319

J

Johnson, S. p9
Jou, S.-J. p207

K

Kameyama, M. p331
Kaminska, B. p386
Kershaw, S.M. p267
Kwok, H.L. p123

L

Lawson, S. p259
Ling, H.-S. p103
Liou, J.J. p68
Liu, S.-I. p91, p174
Lopez-Villanueva, J. p202
Lutovac, M.D. p134

M

Machado da Silva, J. p399
Mack, R.J. p213
Magrath, A.J. p149
Mahmood, A. p177
Manes, G. p337
Manku, T. p302
Marche, D. p386
Marchesi, M.L. p229
Marty, A. p352
Massara, R.E. p213
Masum, J. p307
Mawby, P.A. p28
Mazumder, P. p289
Meher, P.K. p255
Meijer, P. p380
Milutinovic, N. p171
Min, H.B. p313
Mochizuki, A. p331
Moniri, M. p143
Morant, M.J. p9
Mozuelos, R. p374

N

Nandi, R. p223
Napieralski, A. p274
Nayak, S.S. p255
Nichols, K.G. p21
Noullet, J.L. p274

O

Obradovic, M. p171
Olbrich, T. p374
Ortiz-Conde, A. p68

P

Palma, A. p202
Palmour, J.W. p115
Park, E.S. p313
Parmiter, P. p307
Pavan, P. p33
Phillips, R.S. p73
Piazza, F. p229
Pineda de Gyvez, J. p295

R

Rabrenovic, D.M. p134
Ragheb, H. p139
Rebello, N.S. p115
Reed, M.J. p241
Richardson, A. p374
Richardson, A.M. p358
Rodic, R. p171
Rofail, S.S. p41, p83

S

Saab, K. p386
Salama, A.E. p325
Sandler, M.B. p149, p267
Schultz, K.J. p73
Senani, R. p71
Seng, Y.K. p41, p83
Shen, W.-Z. p157
Sheu, H.-T. p53
Shoucair, F.S. p115
Shukla, S.R. p348
Silburt, A.L. p73
Singer, S. p233
Singh, G. p302
Singh, V.K. p71
Soma, M. p366
Spinks, S.J. p399
Stothard, B.P. p129
Su, C.-C. p207
Summerfield, S. p259, p267
Sun, Y. p107, p186
Sunter, S.K. p393

T

Tan, N. p97
Tellez, J.R. p129
Torpi, H. p1
Towers, M.S. p28
Tsao, H.-W. p91

U

Uncini, A. p229

V

Vendrame, L. p33
Verstraelen, M. p380
Verzellesi, G. p33
Villanueva, R.G. p61

W

Wang, H.-Y. p225
Wedlake, M. p123
Wicks, T. p259
Wu, J. p218

Y

Yun, K.Y. p282

Z

Zabotto, E. p33
Zanini, A. p33
Zanoni, E. p33
Zeng, J. p28
Zhang, X. p343
Zwemstra, T. p380
Zwolinski, M. p21

Subject Index

AMPLIFIERS

6H silicon carbide MOSFET modelling for high temperature analogue integrated circuits (25-500°C) p115
Amplifier linearisation through the use of special negative linear feedback p61
Design assistant approach to analogue layout generation p213
Input impedance and output impedance of feedback amplifiers p195
Power amplifier performance and modelling of one-emitter-finger GaAlAs/GaAs heterojunction bipolar transistor p352
Quad-input current-mode asymmetric cell (CMAC) with error correction applications in single-ended and balanced audio amplifiers p46

ANALOGUE ELECTRONICS

Analogue realisation of integrated FIR filters p274
Cost/benefit analysis of the P1149.4 mixed-signal test bus p393
Design assistant approach to analogue layout generation p213
Hierarchical frequency-domain robust component failure detection scheme for large-scale analogue circuits with component tolerances p53
Low-supply-noise low-power embedded modular SRAM p73
Low-voltage CMOS four-quadrant multiplier based on square-difference identity p174
Mixed signal test–techniques, applications and demands p358
S-band digital downconverter for radar applications based on a GaAs MMIC fast sample-and-hold p337
Supply current test of analogue and mixed signal circuits p399

AUDIO EQUIPMENT

Quad-input current-mode asymmetric cell (CMAC) with error correction applications in single-ended and balanced audio amplifiers p46

AUTOMATIC TEST SYSTEMS

Automatic test generation algorithms for analogue circuits p366
Cost/benefit analysis of the P1149.4 mixed-signal test bus p393
Fault analysis and automatic test pattern generation for break faults in programmable logic arrays p157
Mixed signal test–techniques, applications and demands p358
Supply current test of analogue and mixed signal circuits p399

CAPACITORS

Field-enhanced nonequilibrium C/V and I/V characteristics of MOS capacitor under linear voltage ramp bias p343
Suppression of image frequency mode in microprocessor-controlled frequency synthesising systems p171

CIRCUIT CAD

Current-mode ladder filters using multiple output current conveyors p218
Novel low-voltage BiCMOS digital circuits employing a lateral p-n-p BJT in a p-MOS structure p83

CIRCUIT THEORY AND DESIGN

1.1 V full-swing double bootstrapped BiCMOS logic gates p41
Analogue fault simulation in standard VHDL p380
Capacitively coupled oscillator array behaviour p167
Current-mode ladder filters using multiple output current conveyors p218
Design assistant approach to analogue layout generation p213
Design method for impedance matching networks p186
Design of linear phase Nyquist filters p139
Exact determination of the natural modes of some Cauer filters by means of a standard analytical procedure p134
Graph-theoretic algorithm for finding maximal supergates in combinational logic circuits p313
Hierarchical frequency-domain robust component failure detection scheme for large-scale analogue circuits with component tolerances p53
Input impedance and output impedance of feedback amplifiers p195
LIMSoft: automated tool for sensitivity analysis and test vector generation p386
Mask-programmable multiple-valued logic gate using resonant tunnelling diodes p289
Modelling of the quasisaturation behaviour in the high-voltage MOSFET with vertical trench gate p28
Novel low-voltage BiCMOS digital circuits employing a lateral p-n-p BJT in a p-MOS structure p83
Parallel event-driven logic simulation algorithms: tutorial and comparative evaluation p177
Parallel event-driven MOS timing simulator on distributed memory multiprocessors p207
Quad-input current-mode asymmetric cell (CMAC) with error correction applications in single-ended and balanced audio amplifiers p46
Synthesis and performance analysis of universal minimum component integrator-based IFLF OTA-grounded capacitor filter p107
Synthesis of canonic single-resistance-controlled-oscillators using a single current-feedback-amplifier p71

CMOS INTEGRATED CIRCUITS

3.3 V class AB switched-current circuits and systems p97
Accelerated quasi-DC method and circuit for measuring the gate-drain coupling capacitance for devices within a CMOS process technology p302
Analogue realisation of integrated FIR filters p274
CMOS differential difference current conveyors and their applications p91
Design and VLSI architecture and implementation of wave digital filters using short signed digit coefficients p259
Design assistant approach to analogue layout generation p213
High-performance two-phase micropipeline building blocks: double edge-triggered latches and burst-mode select and toggle circuits p282
Low-voltage CMOS four-quadrant multiplier based on square-difference identity p174
Nonstuck behaviour of open circuit supply faults in CMOS logic circuits p9
Parametric fault identification and dynamic compensation techniques for cellular neural network hardware p295

COMPUTATIONAL COMPLEXITY

Backpropagation without multiplier for multilayer neural networks p229
Graph-theoretic algorithm for finding maximal supergates in combinational logic circuits p313
Parallel event-driven logic simulation algorithms: tutorial and comparative evaluation p177

COMPUTER APPLICATIONS

1.1 V full-swing double bootstrapped BiCMOS logic gates p41
Analogue fault simulation in standard VHDL p380
Current-mode ladder filters using multiple output current conveyors p218
Design assistant approach to analogue layout generation p213
Fault analysis and automatic test pattern generation for break faults in programmable logic arrays p157
LIMSoft: automated tool for sensitivity analysis and test vector generation p386
Mask-programmable multiple-valued logic gate using resonant tunnelling diodes p289
Modelling of the quasisaturation behaviour in the high-voltage MOSFET with vertical trench gate p28
Parallel event-driven logic simulation algorithms: tutorial and comparative evaluation p177
Parallel event-driven MOS timing simulator on distributed memory multiprocessors p207
SPICE modelling of impact ionisation effects in silicon bipolar transistors p33

DIGITAL ARITHMETIC

Design and VLSI architecture and implementation of wave digital filters using short signed digit coefficients p259
High-radix digit serial division p319
Systolic digit-serial multiplier p14

DIGITAL ELECTRONICS

3-dimensional systolic architecture for parallel VLSI implementation of the discrete cosine transform p255
3.3 V class AB switched-current circuits and systems p97
Design-for-test (DfT) study on a current mode DAC p374
Hybrid pulse width modulation/sigma-delta modulation power digital-to-analogue converter p149
Issues in the design of a logic simulator: element modelling for efficiency p21
Low-supply-noise low-power embedded modular SRAM p73
Noise analysis of time-averaging interpolation in D/A conversion p143
Novel low-voltage BiCMOS digital circuits employing a lateral p-n-p BJT in a p-MOS structure p83
Realisation and implementation of a sigma-delta bitstream FIR filter p267

DIGITAL FILTERS

Design and VLSI architecture and implementation of wave digital filters using short signed digit coefficients p259
Realisation and implementation of a sigma-delta bitstream FIR filter p267
Systolic digit-serial multiplier p14

DISCRETE SYSTEMS

Identification of discrete Volterra series using maximum length sequences p241

EXPERT SYSTEMS

Design assistant approach to analogue layout generation p213

FILTERS AND FILTERING

Analogue realisation of integrated FIR filters p274
CMOS differential difference current conveyors and their applications p91
Current-mode ladder filters using multiple output current conveyors p218
Design method for impedance matching networks p186
Design of linear phase Nyquist filters p139
Dual topological theorems of linear active networks p225
Exact determination of the natural modes of some Cauer filters by means of a standard analytical procedure p134
Factored state-space stray-insensitive switched-capacitor filters p325
Hierarchical frequency-domain robust component failure detection scheme for large-scale analogue circuits with component tolerances p53
Precise insensitive current-mode third-order lowpass Butterworth characteristics p223
Synthesis and performance analysis of universal minimum component integrator-based IFLF OTA-grounded capacitor filter p107
Synthesis of canonic single-resistance-controlled-oscillators using a single current-feedback-amplifier p71

INFORMATION THEORY

Noise analysis of time-averaging interpolation in D/A conversion p143

INSULATED GATE FIELD EFFECT TRANSISTORS

6H silicon carbide MOSFET modelling for high temperature analogue integrated circuits (25-500°C) p115
Accelerated quasi-DC method and circuit for measuring the gate-drain coupling capacitance for devices within a CMOS process technology p302

Modelling of the quasisaturation behaviour in the high-voltage MOSFET with vertical trench gate p28
Semi-empirical model of electron mobility in MOSFETS in strong inversion regime p202

INTEGRATED CIRCUITS

1.1 V full-swing double bootstrapped BiCMOS logic gates p41
6H silicon carbide MOSFET modelling for high temperature analogue integrated circuits (25-500°C) p115
Analogue fault simulation in standard VHDL p380
Automatic test generation algorithms for analogue circuits p366
Backpropagation without multiplier for multilayer neural networks p229
Cost/benefit analysis of the P1149.4 mixed-signal test bus p393
Design assistant approach to analogue layout generation p213
Design-for-test (DfT) study on a current mode DAC p374
LIMSoft: automated tool for sensitivity analysis and test vector generation p386
Mask-programmable multiple-valued logic gate using resonant tunnelling diodes p289
Mixed signal test–techniques, applications and demands p358
Novel low-voltage BiCMOS digital circuits employing a lateral p-n-p BJT in a p-MOS structure p83
Parallel event-driven logic simulation algorithms: tutorial and comparative evaluation p177
Parallel event-driven MOS timing simulator on distributed memory multiprocessors p207
Supply current test of analogue and mixed signal circuits p399

LINEAR NETWORK ANALYSIS

Dual topological theorems of linear active networks p225

LOGIC AND SWITCHING CIRCUITS

1.1 V full-swing double bootstrapped BiCMOS logic gates p41
CMOS differential difference current conveyors and their applications p91
Design and evaluation of a multiple-valued arithmetic integrated circuit based on differential logic p331
Fault analysis and automatic test pattern generation for break faults in programmable logic arrays p157
Graph-theoretic algorithm for finding maximal supergates in combinational logic circuits p313
High-performance two-phase micropipeline building blocks: double edge-triggered latches and burst-mode select and toggle circuits p282
Issues in the design of a logic simulator: element modelling for efficiency p21
Mask-programmable multiple-valued logic gate using resonant tunnelling diodes p289
Nonstuck behaviour of open circuit supply faults in CMOS logic circuits p9
Novel low-voltage BiCMOS digital circuits employing a lateral p-n-p BJT in a p-MOS structure p83
Parallel event-driven logic simulation algorithms: tutorial and comparative evaluation p177
Systolic digit-serial multiplier p14

LOGIC DESIGN

1.1 V full-swing double bootstrapped BiCMOS logic gates p41
Fault analysis and automatic test pattern generation for break faults in programmable logic arrays p157
Graph-theoretic algorithm for finding maximal supergates in combinational logic circuits p313
High-performance two-phase micropipeline building blocks: double edge-triggered latches and burst-mode select and toggle circuits p282
Issues in the design of a logic simulator: element modelling for efficiency p21
Mask-programmable multiple-valued logic gate using resonant tunnelling diodes p289
Parallel event-driven logic simulation algorithms: tutorial and comparative evaluation p177

MATHEMATICAL TECHNIQUES

Amplifier linearisation through the use of special negative linear feedback p61
Factored state-space stray-insensitive switched-capacitor filters p325
Graph-theoretic algorithm for finding maximal supergates in combinational logic circuits p313
Identification of discrete Volterra series using maximum length sequences p241
Noise analysis of time-averaging interpolation in D/A conversion p143

MEASUREMENT OF SPECIFIC VARIABLES

Accelerated quasi-DC method and circuit for measuring the gate-drain coupling capacitance for devices within a CMOS process technology p302
Current analysis of polyimide passivated InGaP/GaAs HBT p307

MICROWAVE CIRCUITS

Power amplifier performance and modelling of one-emitter-finger GaAlAs/GaAs heterojunction bipolar transistor p352
S-band digital downconverter for radar applications based on a GaAs MMIC fast sample-and-hold p337
Signal-noise neural network model for active microwave devices p1
Unequal space charge region widths and deviation of avalanche region centre in symmetrical pulsed double-drift IMPATT diode p348

MODULATORS AND DEMODULATORS

1 V FM demodulator circuit p103
Performance of phase-locked loop frequency synthesiser using accumulative phase detector p249
S-band digital downconverter for radar applications based on a GaAs MMIC fast sample-and-hold p337
Suppression of image frequency mode in microprocessor-controlled frequency synthesising systems p171

NETWORK ANALYSIS

Analogue realisation of integrated FIR filters p274
Factored state-space stray-insensitive switched-capacitor filters p325

NEURAL NETS

Backpropagation without multiplier for multilayer neural networks p229
Hybrid architecture for analogue neural network and its circuit implementation p123
Parametric fault identification and dynamic compensation techniques for cellular neural network hardware p295
Signal-noise neural network model for active microwave devices p1

NONLINEAR CONTROL SYSTEMS

Identification of discrete Volterra series using maximum length sequences p241

NONLINEAR NETWORK ANALYSIS

Amplifier linearisation through the use of special negative linear feedback p61

NUMERICAL ANALYSIS

3-dimensional systolic architecture for parallel VLSI implementation of the discrete cosine transform p255
Dual topological theorems of linear active networks p225
Noise analysis of time-averaging interpolation in D/A conversion p143

OPTICAL IMAGE PROCESSING

Parametric fault identification and dynamic compensation techniques for cellular neural network hardware p295

PARALLEL PROCESSING

3-dimensional systolic architecture for parallel VLSI implementation of the discrete cosine transform p255
Backpropagation without multiplier for multilayer neural networks p229
Parallel event-driven logic simulation algorithms: tutorial and comparative evaluation p177
Parallel event-driven MOS timing simulator on distributed memory multiprocessors p207
Systolic digit-serial multiplier p14

PARAMETER ESTIMATION

Parasitic series resistance-independent method for device-model parameter extraction p68

PERFORMANCE EVALUATION

1.1 V full-swing double bootstrapped BiCMOS logic gates p41
Signal-noise neural network model for active microwave devices p1

POWER ELECTRONICS

Multiphase AC-DC conversion by means of loss-free resistive networks p233
Nonstuck behaviour of open circuit supply faults in CMOS logic circuits p9

POWER TRANSMISSION AND DISTRIBUTION

Design method for impedance matching networks p186

PROBABILITY AND STATISTICS

Noise analysis of time-averaging interpolation in D/A conversion p143

PRODUCTION ENGINEERING

Automatic test generation algorithms for analogue circuits p366
Cost/benefit analysis of the P1149.4 mixed-signal test bus p393
Design-for-test (DfT) study on a current mode DAC p374
Mixed signal test–techniques, applications and demands p358
Nonstuck behaviour of open circuit supply faults in CMOS logic circuits p9
Supply current test of analogue and mixed signal circuits p399

PROGRAMMING THEORY

Backpropagation without multiplier for multilayer neural networks p229
Graph-theoretic algorithm for finding maximal supergates in combinational logic circuits p313
Parallel event-driven logic simulation algorithms: tutorial and comparative evaluation p177

RADAR AND RADIONAVIGATION

S-band digital downconverter for radar applications based on a GaAs MMIC fast sample-and-hold p337

SEMICONDUCTOR DEVICE MODELLING

6H silicon carbide MOSFET modelling for high temperature analogue integrated circuits (25-500°C) p115
Current analysis of polyimide passivated InGaP/GaAs HBT p307
Field-enhanced nonequilibrium C/V and I/V characteristics of MOS capacitor under linear voltage ramp bias p343

Mask-programmable multiple-valued logic gate using resonant tunnelling diodes p289
Modelling of the quasisaturation behaviour in the high-voltage MOSFET with vertical trench gate p28
Parasitic series resistance-independent method for device-model parameter extraction p68
Power amplifier performance and modelling of one-emitter-finger GaAlAs/GaAs heterojunction bipolar transistor p352
Semi-empirical model of electron mobility in MOSFETS in strong inversion regime p202
Signal-noise neural network model for active microwave devices p1
SPICE modelling of impact ionisation effects in silicon bipolar transistors p33

SEMICONDUCTOR DEVICES AND MATERIALS

Current analysis of polyimide passivated InGaP/GaAs HBT p307
Field-enhanced nonequilibrium C/V and I/V characteristics of MOS capacitor under linear voltage ramp bias p343
Mask-programmable multiple-valued logic gate using resonant tunnelling diodes p289
Parasitic series resistance-independent method for device-model parameter extraction p68
Power amplifier performance and modelling of one-emitter-finger GaAlAs/GaAs heterojunction bipolar transistor p352
SPICE modelling of impact ionisation effects in silicon bipolar transistors p33
Static, pulsed and frequency-dependent current/voltage characteristics of GaAs FETs p129
Unequal space charge region widths and deviation of avalanche region centre in symmetrical pulsed double-drift IMPATT diode p348

SIGNAL GENERATORS

Capacitively coupled oscillator array behaviour p167
Performance of phase-locked loop frequency synthesiser using accumulative phase detector p249
Suppression of image frequency mode in microprocessor-controlled frequency synthesising systems p171
Synthesis of canonic single-resistance-controlled-oscillators using a single current-feedback-amplifier p71

SIGNAL PROCESSING

3-dimensional systolic architecture for parallel VLSI implementation of the discrete cosine transform p255
Design of linear phase Nyquist filters p139
Exact determination of the natural modes of some Cauer filters by means of a standard analytical procedure p134
Noise analysis of time-averaging interpolation in D/A conversion p143
Systolic digit-serial multiplier p14

SIMULATION, MODELLING AND IDENTIFICATION

Identification of discrete Volterra series using maximum length sequences p241

SWITCHING THEORY

Graph-theoretic algorithm for finding maximal supergates in combinational logic circuits p313

SYSTEMS THEORY

Backpropagation without multiplier for multilayer neural networks p229

TRANSMISSION LINE THEORY

Design method for impedance matching networks p186